Quantcast
Channel: Cadence Logic Design Forum
Viewing all articles
Browse latest Browse all 351

power differences after post-syn using VCD

$
0
0

Hi,

I want to get a quick look at the power consumption of one block.

--use RTL Compiler generate netlist(after syn) and sdf

--run gate sim with or without sdf annotated, get VCD

--use netlist and VCD in ETS, get power consumption

I found the power consumption get form VCD without sdf annotated is much greater than with sdf annotated.

This makes me confuse. I think the power with sdf annotated should be bigger. Can anyone help to explain this?

I found there is only one difference with the log (the value changes got from vcd).

without sdf annotated:

With this vcd command,  12005021 value changes and 1e-06 second
simulation time were counted for power consumption calculation.

  Filename (activity)                    :
../in/ad9651_datapath_top_gate.vcd
  Names in file that matched to design   : 234754/352833
  Annotation coverage for this file      : 54305/54305 = 100%

Activity annotation summary:
        Primary Inputs : 89/89 = 100%
          Flop outputs : 8172/8172 = 100%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 54305/54305 = 100%

with sdf annotated:

With this vcd command,  6867391 value changes and 1e-06 second
simulation time were counted for power consumption calculation.

  Filename (activity)                    :
../in/ad9651_datapath_top_gate.vcd
  Names in file that matched to design   : 234754/352833
  Annotation coverage for this file      : 54305/54305 = 100%


Activity annotation summary:
        Primary Inputs : 89/89 = 100%
          Flop outputs : 8172/8172 = 100%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 54305/54305 = 100%


Viewing all articles
Browse latest Browse all 351

Latest Images

Trending Articles



Latest Images